



**DAVICOM**  
Connectivity Beyond Limits

## PCI Local Bus

- Benefit
  - High speed - 1056Mbps peak
  - Low latency random access - 60ns

7

**DAVICOM**  
Connectivity Beyond Limits

## PCI Local Bus (cont.)

8

**DAVICOM**  
Connectivity Beyond Limits

## Universal Serial Bus (USB)

» Interface

9

**DAVICOM**  
Connectivity Beyond Limits

## USB

- Taxonomy
  - 1.0/1.1 - 12Mbps
  - 2.0 - 480Mbps

Performance	Application
Low Speed 10-100kbps	Keyboard, mouse, etc.
Full Speed 500kbps-10Mbps	Broadband, Audio, etc.
High Speed 25-480Mbps	Video, Storage, Broadband, etc.

10

**DAVICOM**  
Connectivity Beyond Limits

## USB (cont.)

- System description
  - USB interconnect
  - USB devices
  - USB host


11

**DAVICOM**  
Connectivity Beyond Limits

## USB (cont.)

- Implementation area


12



## Media Independent Interface (MII)

►► Interface

14



- ## MII (cont.)
- Conductor size:
    - 0.32mm (AWG 28)
  - Characteristic Impedance:
    - 68 ohm ± 10%
  - Delay:
    - 2.5ns
  - Delay variation:
    - 0.1ns
- 16

## RMII



MII	RMII
TXD[1:0]	TXD[1:0]
TXD[3:2]	
TXEN	TXEN
TXER	
TXCLK	
RXD[1:0]	RXD[1:0]
RXD[3:2]	
RXER	RPTR
RXDV	CRS DV
RXCLK	
COL	
CRS	
25MHz	50MHz

17

## Gigabit Media Independent Interface (GMII)

►► Interface

18



## Unshielded Twisted Pair (UTP)

» Interface

21

### UTP

▶ 10/100 UTP assignment

Contact	Without cross over MDI	With cross over MDI (MDI-X)
1	Transmit +	Receive +
2	Transmit -	Receive -
3	Receive +	Transmit +
4		
5		
6	Receive -	Transmit -
7		
8		

22

### UTP

▶ 1000 UTP assignment




Contact	Without cross over MDI	With cross over MDI (MDI-X)
1	D1 +	D2+
2	D1 -	D2-
3	D2 +	D1 +
4	D3+	D4+
5	D3-	D4-
6	D2 -	D1-
7	D4+	D3+
8	D4-	D3-

23

### UTP

- ▶ Differential Characteristic Impedance:
  - 100 ohm
- ▶ Insertion Loss
  - $IL(f) < 2.1f^{0.529} + \frac{0.4}{f}$
- ▶ Return Loss
  - $RL(f) = \begin{cases} 15 & (1-20MHz) \\ 15-10\log(\frac{f}{20}) & (20-100MHz) \end{cases}$
- ▶ Differential Near-End Cross Talk
  - $NEXT = 27.1 - 16.8\log(\frac{f}{100})$

24



### UTP (cont.)

- Transformer Return Loss

Frequency	Value
30MHz	-26dB-ohm
159MHz	-13dB-ohm
500MHz	-5dB-ohm

[Go back Page 49](#)

28

### Differential Line

- Benefit
  - Increase the immunity of noise
  - High speed
  - Decrease the EMI

29

### Differential Line (cont.)

- Single Line

30

**Differential Line (cont.)**

DAVICOM  
Connectivity Beyond Limits

► Differential Line

31

**Differential Line (cont.)**

DAVICOM  
Connectivity Beyond Limits

32

**IEEE 802.3 test**

DAVICOM  
Connectivity Beyond Limits

Positive Amplitude

Negative Amplitude

33

**IEEE 802.3 test (cont.)**

DAVICOM  
Connectivity Beyond Limits

Positive Amplitude

Negative Amplitude

34

**IEEE 802.3 test (cont.)**

DAVICOM  
Connectivity Beyond Limits

Positive Amplitude

Negative Amplitude

35

DAVICOM  
Connectivity Beyond Limits


36



# PHY

»» Davicom products


37



## PHY

- ▶ DM9161
- ▶ DM9161A
- ▶ DM9161B
- ▶ DM9161BI

38




## DM9161 series comparison

- ▶ Main difference between DM9161E, DM9161AE and DM9161BE

Item	DM9161	DM9161A	DM9161B
Process	.35µm	.25µm	.18µm
PHY Type	Analog	Analog	DSP

39




## DM9161 series comparison (cont.)

- ▶ Function difference between DM9161E, DM9161AE and DM9161BE

Function	DM9161	DM9161A	DM9161B
Auto-MDIX	No	Yes	Yes
Power Saving Mode for 10Base-T	No	No	Yes

40




## DM9161 series comparison (cont.)

- ▶ Power difference between DM9161E, DM9161AE and DM9161BE

Item	DM9161	DM9161A	DM9161B
Power	3.3V	3.3V	3.3V
Built-in Regulator	No	Yes/2.5V	Yes/1.8V







41



## DM9161 series Power Consumption Comparison


Item	DM9161E	DM9161A	DM9161B	SMSC LAN8187	SMSC LAN8700	Realtek RTL8201DL
Pin counts	48	48	48	64	36	48
PHY Type	Analog	Analog	DSP	DSP	DSP	DSP
<b>Power Consumption (mW)</b>						
100Base-TX	290.4	303.6	429	246.84	246.84	346.5
10Base-T	231 (50%)	237.6 (50%)	554.4	122.1	122.1	429
10Base-T (power saving)	NA	NA	201.3	83.88	83.88	NA
10Base-T Idle	99	82.5	NA	NA	NA	82.5
Auto-Negotiation	148.5	171.6	191.4	NA	NA	NA
Reduced Mode (without cable)	59.4	82.5	NA	NA	NA	NA
Power Down Mode (system clock off)	9.9	12.54	56.1	10.13	10.131	56.1

42






## Transformer



### Schematic




TX

RX

49

## Transformer (cont.)




Part Number	Turn Ratio		Insertion Loss (dB MAX)	Return Loss (MHz)			CMRR (dB)			Hi-Pot (Vrms MIN)
	Tx	Rx		30MHz	60MHz	100MHz	30MHz	50MHz	100MHz	
	HS9016	1:1		1:1	1.0	-18 dB	-16dB	-12dB	-45db	
LF-HS9016	1:1	1:1	1.0	-18 dB	-16dB	-12dB	-45db	-40dB	-35dB	1500

Refer to Page 28

50


## Transformer (cont.)




Part Number	Turn Ratio		Insertion Loss 0.1-100MHz (dB MAX)	Return Loss (MHz)			CMRR (dB)			Hi-Pot (Vrms MIN)
	Tx	Rx		30MHz	60MHz	80MHz	30MHz	50MHz	100MHz	
	HS9001	1:1		1:1	1.1	-20db	-14dB	-11.5dB	-42db	
HS9002	1.414:1	1:1	1.1	-20db	-14dB	-11.5dB	-42db	-37dB	-33dB	1500
HS9003	1.25:1	1:1	1.1	-20db	-14dB	-11.5dB	-42db	-37dB	-33dB	1500
HS9004	2:1	1:1	1.1	-20db	-14dB	-11.5dB	-42db	-37dB	-33dB	1500
HS9005	1:1.414	1:1	1.1	-20db	-14dB	-11.5dB	-42db	-37dB	-33dB	1500
HS9006	1:1.25	1:1	1.1	-20db	-14dB	-11.5dB	-42db	-37dB	-33dB	1500

51


## Schematic - Reset#






52

## Schematic- LEDs







1. Reserve R2 for DM9161A/ fu (Reserve R2 and delete Q1, pin7,8 of RN2 , Q4,R5,R7,L
2. When pin14 is pulled down (Reserve Q1, LED1B,R8, pin and delete R2,Q4, R5,R7,1

53

## Schematic - LEDs (cont.)





3. When pin14 is pulled up (R6=10K) (Reserve Q4 , R5,LED3,R7 and delete R2, Q1, R8,LED1B, pin7,8 of RN2 )

54

**Easy way to debug itself – External Loopback**

- ▶ Use external loopback
  - Short pin 1 and 3 and pin 2 and 6 of cable.
- ▶ Transmit broadcast packets
- ▶ Verify receive packets

55

56

**NIC**

»» Davicom products

57

**NIC**

- ▶ ISA – Local bus
- ▶ PCI – Local bus
- ▶ USB

58

**NIC – ISA – Local Bus**


»» Davicom products

59

**ISA Local bus product**

- ▶ 8/16 bits
  - DM9000A
  - DM9000B
  - DM9000BI
- ▶ 8/16/32 bits/MII
  - DM9000
  - DM9010
  - DM9010B

60



- ### Features
- ▶ 10/100 with Auto MDIX
  - ▶ Flow control
  - ▶ Back pressure
  - ▶ 16K Bytes internal SRAM

### The Difference of DM9000A series


Item	DM9000A	DM9000B
Production Process	0.25um	0.18um
PHY type	Analog	DSP
Output voltage of built-in regulator	2.5V	1.8V
Power saving mode for auto-negotiation	No	Yes







### The Difference of DM9000 series



Item	DM9000	DM9010	DM9010B
Production Process	0.35um	0.25um	0.18um
PHY Type	Analog	Analog	DSP
Built-in Regulator	None	2.5V	1.8V
Power saving mode for auto-negotiation	No	No	Yes
TX engine	1	2	2

### DM9000 series Power Consumption Comparison

Item	DM9000	DM9000A	DM9000B	SMSC LAN9211	SMSC LAN9115	Asix AX88796B
Pin counts	100	48	48	56	100	64
PHY Type	Analog	Analog	DSP	DSP	NA	NA
Power Consumption (mW)						
100Base-TX	330	287.1	429	514	422	495
10Base-T	280.5	303.6	561	578	244	462
10Base-T (power saving)	NA	NA	528	NA	120	NA
10Base-T Idle	145.2	125.4	198 (power saving)	569	225	448 (power saving)
Auto-Negotiation	198	184.8	198	NA	NA	587
Power Reduce Mode	66	102.3	NA	NA	NA	NA
Power Down Mode	NA	69.3	NA	61	35	140
Power Down Mode (system clock off)	33	23.1	66	10	11	0.9 (D2)











- ### Easy way to debug itself - PHY Internal Loopback
- ▶ Power up PHY
    - MAC register 1FH bit 0 = 0
  - ▶ Set up loop back mode
    - Write PHY register 00H bit 14 = 1
    - Write PHY register 10H bit 7 = 1
  - ▶ RX enable
    - Write MAC register 05H bit 0 = 1
  - ▶ Transmit broadcast packets
  - ▶ Verify the receive packets

- ### Easy way to debug itself - MAC Internal Loopback
- ▶ Enable MAC loopback
    - Write MAC register 00H bit 2:1 to 01
  - ▶ Transmit broadcast packets
  - ▶ Verify receive packets


- ### Application Note
- ▶ DM9000B 1.8V becomes around 1.2V
    - Due to Auto-Negotiation Power Saving mode
    - Disable by writing PHY Register 20 bit 11 to 1.






Item	DM9102A	DM9102D	DM9102H
Process	0.35um	0.25um	0.18um
Package	QFP	LQFP	LQFP
PHY Type	Analog	Analog	DSP
Built-in Regulator	No	2.5V	1.8V
Power Saving Mode for Auto-Negotiation	No	No	Yes

# DM9102H normal mode




85

# DM9102H with MII mode




86

# Application Schematic – Power



87

# Application Schematic – Power





88





## NIC – USB

»» Davicom Products

90



- ### Features
- ▶ 16K bytes SRAM
  - ▶ USB 1.1 device
    - up to 12Mbps
  - ▶ Supports MII/Reverse-MII
- 93





## Switch

- ▶ Local bus
  - DM9003
  - DM9013
- ▶ PCI
  - DM9103
- ▶ Pure
  - DM8203

97

## DM9003/DM9013

DM9003

DM9013

98

## DM9103

99

## DM8203

100

## Block Diagram - DM9013

101

## Switch function

- ▶ 1K unicast MAC address learning
- ▶ Automatic aging
- ▶ Broadcast storming filter
- ▶ MIB counter for debug
- ▶ Bandwidth egress/ingress control
- ▶ Support 16 VLAN groups
- ▶ VLAN ID tag/untag
- ▶ Priority control
  - Port based
  - 802.1p VLAN
  - IP ToS

102

## Future functions for DM9016

- ▶ IGMP
- ▶ MLD
- ▶ Span tree

103

## Difference of ICs

Item	DM8203	DM9003	DM9013	DM9103
Pin count	64	64	128	128
Port count	2 PHYs	2 PHYs	2 PHYs + 1 MAC	2 PHYs + 1 MAC
Processor port	MII	ISA local bus	ISA local bus	PCI local bus
Data bus width	4	8/16	8/16/32	32
Industrial Temperature Level	No	Yes	Yes	No

104

## DM8203 MII mode connection

105

## DM8203 Reverse-MII mode connection


106

## DM8203 Reduced-MII mode connection

107

## Schematic - 1.8V Voltage Control


108



## Application Note

- ▶ Metanoia PHY (VDSL convertor)
  - For DM8203/DM9013/DM9103
  - The preamble can't be reduced

109




## Heat problem

- ▶ Working out!

110




111



ESD

»» EMC


112



## Component ESD

- ▶ DM9161B
  - 7KV
- ▶ DM9000B/DM9010B
  - 5KV
- ▶ DM8203/DM9003/DM9013/DM9103
  - 7.5KV

113



## System level ESD Standard

<ul style="list-style-type: none"> <li>▶ Contact                             <ul style="list-style-type: none"> <li>◦ 4KV</li> <li>◦ 15 times</li> </ul> </li> <li>▶ Air                             <ul style="list-style-type: none"> <li>◦ 8KV</li> <li>◦ Around the DUT</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>▶ Contact                             <ul style="list-style-type: none"> <li>◦ 8KV</li> <li>◦ 15 times</li> </ul> </li> <li>▶ Air                             <ul style="list-style-type: none"> <li>◦ 16KV</li> <li>◦ Around the DUT</li> </ul> </li> </ul>
--	---

Commercial

Industrial

114



**Case (cont.)**



DAVICOM  
Connectivity Beyond Limits

121

DAVICOM  
Connectivity Beyond Limits

122


DAVICOM  
Connectivity Beyond Limits

EMI

» EMC

123


**Power Planes**



DAVICOM  
Connectivity Beyond Limits

124

**Stack up**



DAVICOM  
Connectivity Beyond Limits

Figure 3 - Six-layer designs to avoid

Figure 4 - High-integrity six-layer designs


Figure 6 - High-integrity eight-layer designs

Figure 5 - Eight-layer designs to avoid

125

**Signal Integrity - Square Wave**

Component



$$\text{Square}(\theta) = \text{Cos}(\theta) - \frac{\text{Cos}(3\theta)}{3} + \frac{\text{Cos}(5\theta)}{5} - \frac{\text{Cos}(7\theta)}{7} + \text{etc}$$

DAVICOM  
Connectivity Beyond Limits

126

## Signal Integrity - Square Wave (cont.)

DAVICOM Connectivity Beyond Limits

- ▶ [Square Wave Demo Program](#)

127

## Transmission Line

DAVICOM Connectivity Beyond Limits

- ▶ The signal path to propagate the signal without loss or lossless.
- ▶ Several models for different purpose.

Surface Microstrip 1B

Edge-Coupled Coated Microstrip 1B

www.polarinstruments.com

128

## Signal Integrity - Impedance Match

DAVICOM Connectivity Beyond Limits

- ▶ Transmission Line Model

- ▶ Characteristic Impedance

$$Z_0 = \sqrt{L/C}$$

- ▶ Reflection coefficient

$$\rho = \frac{R_L - Z_0}{R_L + Z_0}$$

129

## Signal Integrity - Impedance Match (cont.)

DAVICOM Connectivity Beyond Limits

- ▶ [Impedance Match Demo Program](#)

130

## Signal Integrity - real case







DAVICOM Connectivity Beyond Limits

131

## Signal Integrity - real case (cont.)

DAVICOM Connectivity Beyond Limits

132



### Return Current (cont.)

139

### VIA

140

### VIA (cont.)

141

### VIA (cont.)

- ▶ Increase the capacitance and inductance on the signal trace.
- ▶ Induce the EMI on intermediary layers.

142

### Parallel signal trace

- ▶ Crosstalk
  - Destroy the signal integrity
  - Increase the EMI
- ▶ How it happen

143

### Parallel signal trace (cont.)

- ▶ How to avoid
  - Place traces in stripline environments.
  - Minimize the distance between the trace and the plane.
  - Maximize the separation between the traces.
  - Consider the beneficial effects of near-end terminations.

144



