



POWER FROM MII
+5V IN
+3.3V OUT
POWER
+3.3V IN
+1.8V OUT




Davicom Semiconductor Inc.		
Title PHY Demo Board (PCB_Overview)		
Size A4	Document Number 01TOP	Rev 1.1
Date: Thursday, March 28, 2013	Sheet 1	of 3

DM1961B SPEED LED MODIFICATION
 ONLY NECESSARY FOR DM9161B
 FOR OTHER PHY, DO NOT USE
 TRANSISTOR




SELECT TP AND FIBER MODE:
 OP0 OP1 OP2
 0 = NORMAL OPERATION 1 1 1 TP MODE
 1 = POWERDOWN


R35	R68	PHY ID
X	X	0
X	V	1
V	X	2
V	V	3




AUTO-MDIX
 0 = ENABLE
 1 = DISABLE





Power 5V TO 3.3V




ADJUSTABLE LDO CALCULATION
 $V_{out} = V_{ref} \times (1 + RA2 / RA1)$
 $V_{ref} = 1.25 V$
 For fixed V_{out} LDO, $RA1 = \text{open}$, $RA2 = 0 \text{ ohm}$



DGND COMBINE
 WITH AGND, NO
 GND PLANE
 SEPARATION



MAGCOM HS-9016
 DELTA LFE8563-DC
 DELTA LFE8563T-DC



DAVICOM PHY FOR MII + TP

DAVICOM SEMICONDUCTOR INC.			
Title: PHY Demo Board			
Size: A3	Document Number: 02PHY	Rev: 1.1	
Date: Thursday, March 28, 2013	Sheet: 2	of 3	

DM1961B SPEED LED MODIFICATION
 ONLY NECESSARY FOR DM9161B
 FOR OTHER PHY, DO NOT USE
 TRANSISTOR

TXER	R170	0	TXER I
TXD2_3	R32	0	TXD3
TXD2_2	R33	0	TXD2
TXD2_1	R68	0	TXD1
TXD2_0	R68	0	TXD0
TXE2	R66	0	TXEN
TXC2	R34	0	TXC0
MDC	R6	0	MDC I



R35	R68	PHY ID
X	X	0
X	V	1
V	X	2
V	V	3

MDIO	R69	0	MDIO I
RXD2_3	R37	0	RXD3
RXD2_2	R36	0	RXD2
RXD2_1	R70	0	RXD1
RXD2_0	R71	0	RXD0


RXC2	R39	0	RXC
CRS2	R40	0	CRS
COL2	R41	0	COL

RXDV2	R44	0	RXDV
RXR2	R45	0	RXR
PHY_RESETN	R74	0	RESETB


AUTO-MDIX
 0 = ENABLE
 1 = DISABLE




SELECT TP AND FIBER MODE:
 OP0 OP1 OP2
 0 = NORMAL OPERATION
 1 = POWERDOWN
 0 1 0 FIBER MODE




Power 5V TO 3.3V



ADJUSTABLE LDO CALCULATION
 $V_{out} = V_{ref} \times (1 + RA2 / RA1)$
 $V_{ref} = 1.25V$
 For fixed V_{out} LDO, $RA1 = \text{open}$, $RA2 = 0 \text{ ohm}$





DGND COMBINE
 WITH AGND, NO
 GND PLANE
 SEPARATION







DAVICOM PHY FOR MII + FIBER

DAVICOM SEMICONDUCTOR INC.		
Title	PHY Demo Board	
Size	Document Number	Rev
A3	02PHY	1.1
Date:	Thursday, March 28, 2013	Sheet 2 of 3




R35	R68	PHY ID
X	X	0
X	V	1
V	X	2
V	V	3



DM9162 CAN OUTPUT 50MHZ CLK ON TXCLK
Y3 IS POPULATED WHILE Y2 AND Y4 ARE NOT POPULATED
ALSO POPULATE R80, R63 AND NOT POPULATE R47
USE OF TXC2 AND RXC2 DEPENDS ON WHICH IS CLOSER TO 50MHZ
CLOCK INPUT ON MAC SIDE

WHEN USING EXTERNAL OSCILLATOR
DM9161B NEED TO CONNECT BOTH R48 AND R49
DM9161C NEED TO CONNECT R48
DM9162 NEED TO CONNECT R49

ADJUSTABLE LDO CALCULATION
 $V_{out} = V_{ref} \times (1 + \frac{RA2}{RA1})$
 $V_{ref} = 1.25V$
For fixed Vout LDO, RA1 = open, RA2 = 0 ohm



FOR DM9162, RMI
50MHZ CLOCK OUTPUT
AT TXCLK WHEN TXCLK
PULL-UP EXIST
DO NOT USE WITH ANY
OTHER PART


DM1961B SPEED LED MODIFICATION
ONLY NECESSARY FOR DM9161B
FOR OTHER PHY, DO NOT USE
TRANSISTOR

SELECT TP AND FIBER MODE:
OP0 OP1 OP2
0 = NORMAL OPERATION 0 1 0 FIBER MODE
1 = POWERDOWN

R35	R68	PHY ID
X	X	0
X	V	1
V	X	2
V	V	3


AUTO-MDIX
0 = ENABLE
1 = DISABLE

Power 5V TO 3.3V




ADJUSTABLE LDO CALCULATION
 $V_{out} = V_{ref} \times (1 + RA2 / RA1)$
 $V_{ref} = 1.25 V$
 For fixed V_{out} LDO, $RA1 = \text{open}$, $RA2 = 0 \text{ ohm}$

RMI OSCILLATOR, 50MHZ:
RIVER FCXO-05 LF (TONSAM CORP)
SiTIME SiT8103AI-12-33E-50.00000



DGND COMBINE WITH AGND, NO GND PLANE SEPARATION



DM9162 CAN OUTPUT 50MHZ CLK ON TXCLK
Y3 IS POPULATED WHILE Y2 AND Y4 ARE NOT POPULATED
ALSO POPULATE R80, R63 AND NOT POPULATE R47
USE OF TXC2 AND RXC2 DEPENDS ON WHICH IS CLOSER TO 50MHZ
CLOCK INPUT ON MAC SIDE

WHEN USING EXTERNAL OSCILLATOR
DM9161B NEED TO CONNECT BOTH R48 AND R49
DM9161C NEED TO CONNECT R48
DM9162 NEED TO CONNECT R49

DAVICOM PHY FOR RMI + FIBER

DAVICOM SEMICONDUCTOR INC.		
Title: PHY Demo Board		
Size: A3	Document Number: 02PHY	Rev: 1.1
Date: Thursday, March 28, 2013	Sheet: 2	of 3

VER	DATE	ENGINEER	NOTE
1.0	12/12/2007	WILLIE NIOU	INITAL CIRCUIT CREATION
1.1	4/12/2010	WILLIE NIOU	BUG FIX AND ENHANCEMENTS: 1. CON2 GND CONNECT TO BOARD GND 2. LED LAYOUT LIBRARY NOT SAME AS ACUTAL COMPONENT USED. NEED TO CHANGE DIRECTION 180 DEGREES 3. C42 NEED TO CONNECT PIN 2 AND 3 TOGETHER 4. AGND AND DGND CONNECTED 5. ADD SPEED LED CONTROL CIRCUIT, DUE TO DM9161B DESIGN 6. ADD EXTERNAL 1.8V LDO FOR INPUT TO CENTER TAP OF TRANSFORMER TO REDUCE HEAT DISSIPATION BY CHIP
	2011/7/5	ALLIANG	1: ADD Fiber Module and termination circuit 2: CN2 MII Connector change to 16*2 Pinch 2.54mm 3: Change LED Anode & Cathode 4: Add R63,R80 For TXCLK and RXCLK wire link

Davicom Semiconductor Inc.		
Title		PHY Demo Board (History)
Size A4	Document Number HISTORY	Rev 1.1
Date:	Thursday, March 28, 2013	Sheet 3 of 3